## 

 IBPS SO (IT) Exam 2017
## $\underset{\text { Indids stused EAucational }}{\text { liog }}$

## Subscribe to our You Ine Ghanne:



Video lectures for all subjects

Current Affairs bulletin
Exam Notification \&
Analysis
Pre Exam Training
G.K Sessions

Debates \& discussions
Success Stories
Live Interview Sessions
Group discussons

Logic gates are the basic building blocks of any digital system. It is an electronic circuit having one or more than one input and only one output. The relationship between the input and the output is based on certain logic. Based on this, logic gates are named as AND gate, OR gate, NOT gate etc.

## AND Gate

A circuit which performs an AND operation is shown in figure. It has $n$ input ( $\mathrm{n}>=2$ ) and one output.

## Logic diagram

Truth Table


| Inputs |  | Output |
| :--- | :--- | :--- |
| A | B | AB |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

OR Gate
A circuit which performs an OR operation is shown in figure. It has $n$ input ( $n>=2$ ) and one output.


NOT Gate
NOT gate is also known as Inverter. It has one input A and one output Y.

## Logic diagram



| Inputs | Output |
| :--- | :---: |
| A | B |
| 0 | 1 |
| 1 | 0 |

## NAND Gate

A NOT-AND operation is known as NAND operation. It has $n$ input ( $n>=2$ ) and one output.

## Logic diagram




| Inputs |  | Output |
| :---: | :---: | :---: |
| A | B | $\overline{\mathrm{AB}}$ |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

NOR Gate
A NOT-OR operation is known as NOR operation. It has $n$ input ( $\mathrm{n}>=2$ ) and one


| Inputs |  | Output |
| :---: | :---: | :---: |
| A | B | $\overline{\mathrm{A}+\mathrm{B}}$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

## XOR Gate

XOR or Ex-OR gate is a special type of gate. It can be used in the half adder, full adder and subtractor. The exclusive-OR gate is abbreviated as EX-OR gate or sometime as X-OR gate. It has $n$ input ( $n>=2$ ) and one output.

## XNOR Gate

| Inputs |  | Output |
| :---: | :---: | :---: |
| A | B | $\mathrm{A}+$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

XNOR gate is a special type of gate. It can be used in the half adder, full adder and subtractor. The exclusiveNOR gate is abbreviated as EX-NOR gate or sometime as X-NOR gate. It has $n$ input ( $\mathrm{n}>=2$ ) and one output.


| Inputs |  | Output |
| :---: | :---: | :---: |
| A | B | A |
| 0 | B |  |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## Combinational Circuits

Combinational circuit is a circuit in which we combine the different gates in the circuit, for example encoder, decoder, multiplexer and demultiplexer. Some of the characteristics of combinational circuits are following -

* The output of combinational circuit at any instant of time, depends only on the levels present at input terminals.
* The combinational circuit do not use any memory. The previous state of input does not have any effect on the present state of the circuit.
* A combinational circuit can have an $n$ number of inputs and $m$ number of outputs.


## Block diagram



We're going to elaborate few important combinational circuits as follows.

## Half Adder

Half adder is a combinational logic circuit with two inputs and two outputs. The half adder circuit is designed to add two single bit binary number A and B . It is the basic building block for addition of two single bit numbers. This circuit has two outputs carry and sum. Block diagram


| Inputs |  | Output |  |
| :---: | :---: | :---: | :---: |
| A | B | S | C |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

## Circuit Diagram



## Full Adder

Full adder is developed to overcome the drawback of Half Adder circuit. It can add two one-bit numbers A and B, and carry c. The full adder is a three input and two output combinational circuit.

## Block diagram



| Inputs |  |  | Output |  |
| :--- | :--- | :--- | :--- | :--- |
| A | B | Cin $^{2}$ | S | Co |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

## Circuit Diagram



## N -Bit Parallel Adder

The Full Adder is capable of adding only two single digit binary number along with a carry input. But in practical we need to add binary numbers which are much longer than just one bit. To add two n-bit binary numbers we need to use the n-bit parallel adder. It uses a number of full adders in cascade. The carry output of the previous full adder is connected to carry input of the next full adder.

## 4 Bit Parallel Adder

In the block diagram, $\mathrm{A}_{0}$ and $\mathrm{B}_{0}$ represent the LSB of the four bit words A and B . Hence Full Adder- 0 is the lowest stage. Hence its $\mathrm{C}_{\mathrm{in}}$ has been permanently made 0 . The rest of the connections are exactly same as those of n-bit parallel adder is shown in fig. The four bit parallel adder is a very common logic circuit.

Block diagram


## N-Bit Parallel Subtractor

The subtraction can be carried out by taking the 1's or 2's complement of the number to be subtracted. For example we can perform the subtraction (A-B) by adding either 1's or 2's complement of B to A. That means we can use a binary adder to perform the binary subtraction.

## 4 Bit Parallel Subtractor

The number to be subtracted (B) is first passed through inverters to obtain its 1's complement. The 4-bit adder then adds A and 2 's complement of B to produce the subtraction. $\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ represents the result of binary subtraction ( $\mathrm{A}-\mathrm{B}$ ) and carry output $\mathrm{C}_{\text {out }}$ represents the polarity of the result. If $\mathrm{A}>\mathrm{B}$ then Cout $=0$ and the result of binary form (A-B) then $\mathrm{C}_{\text {out }}=1$ and the result is in the 2 's complement form.

## Block diagram



## Half Subtractors

Half subtractor is a combination circuit with two inputs and two outputs (difference and borrow). It produces the difference between the two binary bits at the input and also produces an output (Borrow) to indicate if a 1 has been borrowed. In the subtraction (A-B), A is called as Minuend bit and B is called as Subtrahend bit.

| Inputs |  | Output |  |
| :---: | :---: | :---: | :---: |
| A | B | $(\mathrm{A}-\mathrm{B})$ | Borrow |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

## Circuit Diagram



Full Subtractors
The disadvantage of a half subtractor is overcome by full subtractor. The full subtractor is a combinational circuit with three inputs $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and two output D and C '. A is the 'minuend', B is 'subtrahend', C is the 'borrow' produced by the previous stage, D is the difference output and C ' is the borrow output.

## Circuit Diagram



| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | C | (A-B-C) | C |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Multiplexers
Multiplexer is a special type of combinational circuit. There are n-data inputs, one output and $m$ select inputs with $2 \mathrm{~m}=\mathrm{n}$. It is a digital circuit which selects one of the $n$ data inputs and routes it to the output. The selection of one of the n inputs is done by the selected inputs. Depending on the digital code applied

at the selected inputs, one out of n data sources is selected and transmitted to the single output Y . E is called the strobe or enable input which is useful for the cascading. It is generally an active low terminal that means it will perform the required operation when it is low.

Multiplexers come in multiple variations

- 2:1 multiplexer
- $4: 1$ multiplexer
- $16: 1$ multiplexer
- $32: 1$ multiplexer


| Enable | Select | Output |
| :---: | :---: | :---: |
| $E$ | S | Y |
| 0 | x | 0 |
| 1 | 0 | $\mathrm{D}_{0}$ |
| 1 | 1 | $\mathrm{D}_{1}$ |

$\mathrm{x}=$ Don't care

## Demultiplexers

A demultiplexer performs the reverse operation of a multiplexer i.e. it receives one input and distributes it over several outputs. It has only one input, $n$ outputs, $m$ select input. At a time only one output line is selected by the select lines and the input is transmitted to the selected output line. A de-multiplexer is equivalent to a single pole multiple way switch as shown in fig.

Demultiplexers comes in multiple variations.

- $1: 2$ demultiplexer
- $1: 4$ demultiplexer
- $1: 16$ demultiplexer
- $1: 32$ demultiplexer

| Enable | Select | Output |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{E}$ | S | Yo | Y1 |
| 0 | x | 0 | 0 |
| 1 | 0 | 0 | $\mathrm{Din}^{2}$ |
| 1 | 1 | $\mathrm{Din}^{2}$ | 0 |



## Decoder

A decoder is a combinational circuit. It has $n$ input and to a maximum $m=2 n$ outputs. Decoder is identical to a demultiplexer without any data input. It performs operations which are exactly opposite to those of an encoder.


Examples of Decoders are following.

- Code converters
- BCD to seven segment decoders
- Nixie tube decoders
- Relay actuator


## Encoder

Encoder is a combinational circuit which is designed to perform the inverse operation of the decoder. An encoder has n number of input lines and $m$ number of output lines. An encoder produces an $m$ bit binary code corresponding to the digital input number. The encoder accepts an n input digital word and converts it into an m bit another digital word.

Block diagram


Examples of Encoders are following.

- Priority encoders
- Decimal to BCD encoder
- Octal to binary encoder
- Hexadecimal to binary encoder


## Sequential Circuits

The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory so output can vary based on input. This type of circuits uses previous input, output, clock and a memory element.

## Flip Flop



Flip flop is a sequential circuit which generally samples its inputs and changes its outputs only at particular instants of time and not continuously. Flip flop is said to be edge sensitive or edge triggered rather than being level triggered like latches.

## S-R Flip Flop

It is basically S-R latch using NAND gates with an additional enable input. It is also called as level triggered SR-FF. For this, circuit in output will take place if and only if the enable input ( E ) is made active. In short this circuit will operate as an $\mathrm{S}-\mathrm{R}$ latch if $\mathrm{E}=$ 1 but there is no change in the output if $\mathrm{E}=0$.


Circuit Diagram


Operation

| S.N. | Condition | Operation |
| :--- | :--- | :--- |
| 1 | $\mathbf{S}=\mathbf{R}=\mathbf{0}:$ No change | If $\mathrm{S}=\mathrm{R}=0$ then output of NAND gates 3 and 4 are forced to become 1. |
| Hence R' and S' both will be equal to 1. Since S' and R' are the input of the <br> basic S-R latch using NAND gates, there will be no change in the state of <br> outputs. |  |  |


| 2 | $\mathrm{S}=0, \mathrm{R}=1, \mathrm{E}=1$ | Since $S=0$, output of NAND-3 i.e. $R^{\prime}=1$ and $E=1$ the output of NAND-4 i.e. $S^{\prime}=0$. <br> Hence $\mathrm{Q}_{\mathrm{n}+1}=0$ and $\mathrm{Q}_{\mathrm{n}+1} \mathrm{bar}=1$. This is reset condition. |
| :---: | :---: | :---: |
| 3 | $\mathrm{S}=1, \mathrm{R}=0, \mathrm{E}=1$ | Output of NAND-3 i.e. R' = 0 and output of NAND-4 i.e. $S^{\prime}=1$. <br> Hence output of S-R NAND latch is $\mathrm{Q}_{\mathrm{n}+1}=1$ and $\mathrm{Q}_{\mathrm{n}+1}$ bar $=0$. This is the reset condition. |
| 4 | $\mathrm{S}=1, \mathrm{R}=1, \mathrm{E}=1$ | As $S=1, R=1$ and $E=1$, the output of NAND gates 3 and 4 both are 0 i.e. $S^{\prime}=R^{\prime}=0$. <br> Hence the Race condition will occur in the basic NAND latch. |

## Master Slave JK Flip Flop

Master slave JK FF is a cascade of two S-R FF with feedback from the output of second to input of first. Master is a positive level triggered. But due to the presence of the inverter in the clock line, the slave will respond to the negative level. Hence when the clock = 1 (positive level) the master is active and the slave is inactive. Whereas when clock $=0$ (low level) the slave is active and master is inactive.


| S.N. | Condition | Operation |
| :---: | :---: | :---: |
| 1 | $\mathbf{J}=\mathbf{K}=0$ (No change) | When clock $=0$, the slave becomes active and master is inactive. But since the S and R inputs have not changed, the slave outputs will also remain unchanged. Therefore outputs will not change if $\mathrm{J}=\mathrm{K}=0$. |
| 2 | $\mathrm{J}=0$ and $\mathrm{K}=1$ (Reset) | Clock $=1$ - Master active, slave inactive. Therefore outputs of the master become $\mathrm{Q}_{1}=0$ and $\mathrm{Q}_{1} \mathrm{bar}=1$. That means $\mathrm{S}=0$ and $\mathrm{R}=1$. <br> Clock $=0-$ Slave active, master inactive. Therefore outputs of the slave become $\mathrm{Q}=0$ and Q bar $=1$. <br> Again clock $=1-$ Master active, slave inactive. Therefore even with the changed outputs $\mathrm{Q}=0$ and Q bar $=1$ fed back to master, its output will be $\mathrm{Q} 1=$ 0 and Q 1 bar $=1$. That means $\mathrm{S}=0$ and $\mathrm{R}=1$. <br> Hence with clock $=0$ and slave becoming active the outputs of slave will |


|  |  | remain $\mathrm{Q}=0$ and Q bar = 1. Thus we get a stable output from the Master slave. |
| :---: | :---: | :---: |
| 3 | $\mathrm{J}=1$ and $\mathrm{K}=0$ (Set) | Clock $=1-$ Master active, slave inactive. Therefore outputs of the master become $\mathrm{Q}_{1}=1$ and $\mathrm{Q}_{1} \mathrm{bar}=0$. That means $\mathrm{S}=1$ and $\mathrm{R}=0$. <br> Clock $=0-$ Slave active, master inactive. Therefore outputs of the slave become $\mathrm{Q}=1$ and Q bar $=0$. <br> Again clock $=1-$ then it can be shown that the outputs of the slave are stabilized to $\mathrm{Q}=1$ and Q bar $=0$. |
| 4 | $\mathrm{J}=\mathrm{K}=1 \text { (Toggle) }$ | Clock = 1 - Master active, slave inactive. Outputs of master will toggle. So S and R also will be inverted. <br> Clock $=0-$ Slave active, master inactive. Outputs of slave will toggle. <br> These changed output are returned back to the master inputs. But since clock $=$ 0 , the master is still inactive. So it does not respond to these changed outputs. This avoids the multiple toggling which leads to the race around condition. The master slave flip flop will avoid the race around condition. |

## Delay Flip Flop / D Flip Flop

Delay Flip Flop or D Flip Flop is the simple gated S-R latch with a NAND inverter connected between S and R inputs. It has only one input. The input data is appearing at the output after some time. Due to this data delay between $\mathrm{i} / \mathrm{p}$ and $\mathrm{o} / \mathrm{p}$, it is called delay flip flop. S and R will be the complements of each other due to NAND inverter. Hence $S=R=0$ or $S=R=1$, these input condition will never appear. This problem is avoid by $\mathrm{SR}=00$ and $\mathrm{SR}=1$ conditions.


| S.N. | Condition | Operation |
| :--- | :--- | :--- |
| 1 | $\mathbf{E}=\mathbf{0}$ | Latch is disabled. Hence no change in output. |
| 2 | $\mathbf{E}=\mathbf{1}$ and $\mathbf{D}=\mathbf{0}$ | If $\mathrm{E}=1$ and $\mathrm{D}=0$ then $\mathrm{S}=0$ and $\mathrm{R}=1$. Hence |


|  |  | irrespective of the present state, the next state is <br> $Q_{n+1}=0$ and $Q_{n+1}$ bar $=1$. This is the reset condition. |
| :--- | :--- | :--- |
| 3 | $\mathbf{E = 1}$ and $\mathbf{D = 1}$ | If $E=1$ and $D=1$, then $S=1$ and $R=0$. This will set <br> the latch and $Q_{n+1}=1$ and $Q_{n+1}$ bar $=0$ irrespective of <br> the present state. |

## Toggle Flip Flop / T Flip Flop

Toggle flip flop is basically a JK flip flop with J and K terminals permanently connected together. It has only input denoted by $\mathbf{T}$ as shown in the Symbol Diagram. The symbol for positive edge triggered T flip flop is shown in the Block Diagram.

Symbol Diagram


## Operation

| S.N. | Condition | Operation |
| :--- | :--- | :--- |
| 1 | $\mathbf{T}=\mathbf{0 , \mathbf { J } = \mathbf { K } = \mathbf { 0 }}$ | The output Q and Q bar won't change |
| 2 | $\mathbf{T}=\mathbf{1 ,}, \mathbf{J}=\mathbf{K}=\mathbf{1}$ | Output will toggle corresponding to every leading <br> edge of clock signal. |

## CPU Architecture

Microprocessing unit is synonymous to central processing unit, CPU used in traditional computer. Microprocessor (MPU) acts as a device or a group of devices which do the following tasks.

- communicate with peripherals devices
- provide timing signal
- direct data flow
- perform computer tasks as specified by the instructions in memory


## 8085 Microprocessor

The 8085 microprocessor is an 8-bit general purpose microprocessor which is capable to address 64 k of memory. This processor has forty pins, requires +5 V single power supply and a 3-MHz single-phase clock.


## Block Diagram

## ALU

The ALU perform the computing function of microprocessor. It includes the accumulator, temporary register, arithmetic \& logic circuit \& and five flags. Result is stored in accumulator \& flags.

## Accumulator

It is an 8-bit register that is part of ALU. This register is used to store 8-bit data $\&$ in performing arithmetic $\&$ logic operation. The result of operation is stored in accumulator.

## Flags

Flags are programmable. They can be used to store and transfer the data from the registers by using instruction. The ALU includes five flip-flops that are set and reset according to data condition in accumulator and other
 registers.

- $\mathbf{S}$ (Sign) flag - After the execution of an arithmetic operation, if bit $D_{7}$ of the result is 1 , the sign flag is set. It is used to signed number. In a given byte, if $\mathrm{D}_{7}$ is 1 means negative number. If it is zero means it is a positive number.
- $\mathbf{Z}$ (Zero) flag - The zero flag is set if ALU operation result is 0 .
- AC (Auxiliary Carry) flag - In arithmetic operation, when carry is generated by digit D3 and passed on to digit $\mathrm{D}_{4}$, the AC flag is set. This flag is used only internally BCD operation.
- $\mathbf{P}$ (Parity) flag - After arithmetic or logic operation, if result has even number of 1 s , the flag is set. If it has odd number of 1 s , flag is reset.
- C (Carry) flag - If arithmetic operation result is in a carry, the carry flag is set, otherwise it is reset.


## Register section

It is basically a storage device and transfers data from registers by using instructions.

- Stack Pointer (SP) - The stack pointer is also a 16-bit register which is used as a memory pointer. It points to a memory location in Read/Write memory known as stack. In between execution of program, sometime data to be stored in stack. The beginning of the stack is defined by loading a 16bit address in the stack pointer.
- Program Counter (PC) - This 16-bit register deals with fourth operation to sequence the execution of instruction. This register is also a memory pointer. Memory location have 16-bit address. It is used to store the execution address. The function of the program counter is to point to memory address from which next byte is to be fetched.
- Storage registers - These registers store 8-bit data during a program execution. These registers are identified as B, C, D, E, H, L. They can be combined as register pair BC, DE and HL to perform some 16 bit operations.


## Time and Control Section

This unit is responsible to synchronize Microprocessor operation as per the clock pulse and to generate the control signals which are necessary for smooth communication between Microprocessor and peripherals devices. The RD bar and WR bar signals are synchronous pulses which indicates whether data is available on
the data bus or not. The control unit is responsible to control the flow of data between microprocessor, memory and peripheral devices.

PIN diagram


All the signal can be classified into six groups

| S.N. | Group | Description |
| :--- | :--- | :--- |
| 1 | Address bus | The 8085 microprocessor has 8 signal line, $\mathrm{A}_{15}-\mathrm{A}_{8}$ which are <br> uni directional and used as a high order address bus. |
| 2 | Data bus | The signal line AD7 - AD0 are bi-directional for dual purpose. <br> They are used as low order address bus as well as data bus. |
| 3 | Control signal and Status signal | Control Signal <br> RD bar - It is a read control signal (active low). If it is active <br> then memory read the data. |


|  |  | WR bar - It is write control signal (active low). It is active when written into selected memory. <br> Status signal <br> ALU (Address Latch Enable) - When ALU is high. 8085 microprocessor use address bus. When ALU is low. 8085 microprocessor is use data bus. <br> IO/M bar - This is a status signal used to differentiate between i/o and memory operations. When it is high, it indicate an i/o operation and when it is low, it indicate memory operation. <br> $\mathbf{S}_{\mathbf{1}}$ and $\mathbf{S}_{\mathbf{0}}$ - These status signals, similar to i/o and memory bar, can identify various operations, but they are rarely used in small system. |
| :---: | :---: | :---: |
| 4 | Power supply and frequency signal | $\mathbf{V}_{\mathbf{c c}}-+5 \mathrm{v}$ power supply. <br> $\mathbf{V}_{\mathrm{ss}}$ - ground reference. <br> $\mathbf{X}, \mathbf{X}$ - A crystal is connected at these two pins. The frequency is internally divided by two operate system at $3-\mathrm{MHz}$, the crystal should have a frequency of $6-\mathrm{MHz}$. <br> CLK out - This signal can be used as the system clock for other devices. |
| 5 | Externally initiated signal | INTR (i/p) - Interrupt request. <br> INTA bar ( $\mathbf{0} / \mathbf{p}$ ) - It is used as acknowledge interrupt. <br> TRAP (i/p) - This is non maskable interrupt and has highest priority. <br> HOLD (i/p) - It is used to hold the executing program. <br> HLDA (o/p) - Hold acknowledge. <br> READY ( $\mathbf{i} / \mathbf{p}$ ) - This signal is used to delay the microprocessor read or write cycle until a slow responding peripheral is ready to accept or send data. <br> RESET IN bar - When the signal on this pin goes low, the program counter is set to zero, the bus are tri-stated, \& MPU is |


|  |  | reset. <br> RESET OUT - This signal indicate that MPU is being reset. The signal can be used to reset other devices. <br> RST 7.5, RST 6.5, RST 5.5 (Request interrupt) - It is used to transfer the program control to specific memory location. They have higher priority than INTR interrupt. |
| :---: | :---: | :---: |
| 6 | Serial I/O ports | The 8085 microprocessor has two signals to implement the serial transmission serial input data and serial output data. |

## Complement Arithmetic

Complements are used in the digital computers in order to simplify the subtraction operation and for the logical manipulations. For each radix-r system (radix r represents base of number system) there are two types of complements.

| S.N. | Complement | Description |
| :--- | :--- | :--- |
| 1 | Radix Complement | The radix complement is referred to as the r's complement |
| 2 | Diminished Radix Complement | The diminished radix complement is referred to as the $(\mathrm{r}-1)$ 's <br> complement |

## Binary system complements

As the binary system has base $\mathrm{r}=2$. So the two types of complements for the binary system are 2 's complement and 1's complement.

## 1's complement

The 1's complement of a number is found by changing all 1's to 0's and all 0's to 1's. This is called as taking complement or 1's complement. Example of 1's Complement is as follows.


## 2's complement

The 2's complement of binary number is obtained by adding 1 to the Least Significant Bit (LSB) of 1's complement of the number.

2's complement $=1$ 's complement $+1, \quad$ Example of 2's Complement is as follows.


Add 1 +


## Boolean algebra:

Boolean Algebra is used to analyze and simplify the digital (logic) circuits. It uses only the binary numbers i.e. 0 and 1. It is also called as Binary Algebra or logical Algebra. Boolean algebra was invented by George Boole in 1854.

## Boolean Laws

There are six types of Boolean Laws.

## Commutative law

Any binary operation which satisfies the following expression is referred to as commutative operation.
(i) $A \cdot B=B \cdot A$
(ii) $A+B=B+A$

Commutative law states that changing the sequence of the variables does not have any effect on the output of a logic circuit.

## Associative law

This law states that the order in which the logic operations are performed is irrelevant as their effect is the same.
(i) $(\mathrm{A} . \mathrm{B}) \cdot \mathrm{C}=\mathrm{A} \cdot(\mathrm{B} . \mathrm{C})$
(ii) $(A+B)+C=A+(B+C)$

Distributive law
Distributive law states the following condition.

$$
A \cdot(B+C)=A \cdot B+A \cdot C
$$

AND law
These laws use the AND operation. Therefore they are called as AND laws.
(i) $\mathrm{A} .0=0$
(ii) $\mathrm{A} .1=\mathrm{A}$
(iii) A.A $=\mathrm{A}$
(iv) $A \cdot \bar{A}=0$

OR law
These laws use the OR operation. Therefore they are called as OR laws.
(i) $A+0=A$
(ii) $\mathrm{A}+1=1$
(iii) $A+A=A$
(iv) $A+\bar{A}=1$

INVERSION law
This law uses the NOT operation. The inversion law states that double inversion of a variable results in the original variable itself.

##  <br> www.makemyexam.in

India's trusted Educational Blog

Exam Notifications
Daily Current Affairs :Bilingual
Mock Interview Sessions
Study Notes for all subjects
Daily Quiz : Bilingual
Online Mock Test
Exam Pattern \& E-Magazine
Exam Analysis
Download Free PDF


## Current Affairs

(1) Dr. Deepak Yada

SHaReD info. 17 Apt. Jmandine
These videos covers current affairs related to National, international, Economy, Sports, Science \& Technology and Environment \& Ecology.

Percentage
8 Sahil
Q1. In an examination, $35 \%$ students falled in maths, $47 \%$ students failed in English while $12 \%$ lailed in both. Iftotal passed students are 750 . Find


English Language

## RECRUITMENT OF PO IN BANK OF

 BARODA (BOB)Neha Jarya

RECRUITMENT OF 400 PROBATIONARY OFFICERS POSTS Total numbers ofVacancies: 400 Posts, we hide [.-. ]

## Adverbs

## Q? Manpreet

An advert is a word that is used to quatify (or change) the meaning of a verb, an adjective or another adverb. An adverb is also used to qualify a

Computer Awareness

Basic Computer Organization
C. Dinesh Lohiya
SHARED INFO . 11 Aor Chandgust
AS we know compute works on the IPO model. IPO stands for
Information processing and output.The information processing cycle is

